

WHAT IS CLAIMED IS:

1. A method of forming semiconductor transistors, comprising:
forming a gate electrode over but insulated from a semiconductor body region;
forming off-set spacers along side-walls of the gate electrode; and
after forming said off-set spacers, forming a source region and a drain region
in the body region so that the extent of an overlap between the gate electrode and each of the
source and drain regions is dependent on a thickness of the off-set spacers.

2. The method of claim 1 wherein said gate electrode forming act
includes forming a gate electrode for each of first and second transistors, and said off-set
spacers forming act includes forming off-set spacers along side-walls of the gate electrodes of
the first and second transistors, said source and drain regions forming act further comprising:
performing a DDD implant to form DDD source and DDD drain regions for
the first transistor.

3. The method of claim 2 further comprising:
after said DDD implant, forming main spacers adjacent the off-set spacers of
the first and second transistors or of the second transistor only;
after forming said main spacers, performing a LDD implant to form LDD
source and LDD drain regions for the second transistor; and
after forming the main spacers, performing a source/drain (S/D) implant to
form a highly doped region within each of the DDD drain and DDD source regions and each
of the LDD drain and LDD source regions, the highly doped regions being of the same
conductivity type as and having a doping concentration greater than the DDD and LDD
regions.

4. The method of claim 3 wherein,
the extent of an overlap between the gate electrode of the first transistor and
each of the DDD source and DDD drain regions is inversely dependent on a thickness of the
off-set spacers,
the extent of an overlap between the gate electrode of the second transistor and
each of the LDD source and LDD drain regions is inversely dependent on a combined
thickness of the off-set and main spacers or on a thickness of the off-set spacer only, and

8 a distance between an outer edge of each of the DDD source and DDD drain
9 regions and an outer edge of the highly doped region within each of the DDD source and
10 DDD drain regions is directly dependent on a thickness of the main spacers.

1 5. The method of claim 2 further comprising:
2 performing a LDD implant to form LDD source and LDD drain regions for the
3 second transistor;
4 after both said DDD and LDD implants, forming main spacers adjacent the
5 off-set spacers of the first and second transistors; and
6 after forming said main spacers, performing a source/drain (S/D) implant to
7 form a highly doped region within each of the DDD drain and DDD source regions and each
8 of the LDD drain and LDD source regions, the highly doped regions being of the same
9 conductivity type as and having a doping concentration greater than the DDD and LDD
10 regions.

1 6. The method of claim 5 wherein,
2 the extent of an overlap between the gate electrode of the first transistor and
3 each of the DDD source and DDD drain regions, and the extent of an overlap between the
4 gate electrode of the second transistor and each of the LDD source and LDD drain regions is
5 inversely dependent on a thickness of the off-set spacers,
6 a distance between an outer edge of each of the DDD source and DDD drain
7 regions and an outer edge of the highly doped region within each of the DDD source and
8 DDD drain regions is directly dependent on a thickness of the main spacers, and
9 a distance between an outer edge of each of the LDD source and LDD drain
10 regions and an outer edge of the highly doped region within each of the LDD source and
11 LDD drain regions is directly dependent on a thickness of the main spacers.

1 7. The method of claim 5 wherein N^- type impurities is used in each of
2 the DDD and LDD implants, and N^+ type impurities is used in the S/D implant.

1 8. The method of claim 5 wherein P^- type impurities is used in each of the
2 DDD and LDD implants, and P^+ type impurities is used in the S/D implant.

1 9. The method of claim 1 wherein said gate electrode forming act
2 includes forming a gate electrode for each of first and second transistors, and said off-set

3 spacers forming act includes forming off-set spacers along side-walls of the gate electrodes of
4 the first and second transistors, said source and drain regions forming act further comprising:
5 performing a LDD implant to form LDD source and LDD drain regions for the
6 second transistor.

1 10. The method of claim 9 further comprising:
2 prior to forming the off-set spacers, performing a DDD implant to form DDD
3 source and DDD drain regions in the body region for the first gate electrode;
4 after said LDD implant, forming main spacers adjacent the off-set spacers of
5 the first and second transistors or of the first transistor only; and
6 after forming the main spacers, performing a source/drain (S/D) implant to
7 form a highly doped region within each of the DDD drain and source regions and the LDD
8 drain and source regions, the highly doped regions being of the same conductivity type as and
9 having a doping concentration greater than the DDD and LDD regions.

1 11. The method of claim 10 wherein,
2 the extent of an overlap between the gate electrode of the second transistor and
3 each of the LDD source and LDD drain regions is inversely dependent on a thickness of the
4 off-set spacers,
5 a distance between an outer edge of each of the DDD source and DDD drain
6 regions and an outer edge of the highly doped region within each of the DDD source and
7 DDD drain regions is directly dependent on a combined thickness of the off-set and main
8 spacers or on a thickness of the off-set spacer only, and
9 a distance between an outer edge of each of the LDD source and LDD drain
10 regions and an outer edge of the highly doped region within each of the LDD source and
11 LDD drain regions is directly dependent on a thickness of the main spacers.

1 12. The method of claim 1 wherein the off-set spacers are from oxide or
2 oxynitride.

1 13. The method of claim 1 wherein,
2 said off-set spacers forming act further comprises forming a layer of insulating
3 material over the gate electrode including the side-walls of the gate electrode, and over
4 exposed areas of the body region; and

5 said source and drain regions forming act further comprises implanting
6 impurities through the insulating layer to form said source and drain regions.

1 14. The method of claim 1 wherein the off-set spacers forming act further
2 comprises:
3 forming a first layer of insulating material over the gate electrode and the body
4 region;
5 forming a second layer of insulating material different from the first layer of
6 insulating material over the first layer of insulating material; and
7 etching at least one of the first and second layers of insulating material to form
8 the off-set spacers along the side-walls of the gate electrode.

1 15. The method of claim 14 wherein the first layer of insulating material is
2 oxide and the second layer of insulating material is nitride, the etching act further comprising:
3 etching both first and second layers of insulating material so that only oxide-
4 nitride off-set spacers remain along the side-walls of the gate electrode.

1 16. The method of claim 14 wherein the first layer of insulating material is
2 oxide and the second layer of insulating material is nitride, the etching act further comprising:
3 etching only the nitride layer so that oxide-nitride off-set spacers are formed
4 along the side-walls of the gate electrode while only the nitride is removed from all other
5 areas.

1 17. The method of claim 16 further comprising:
2 after said nitride layer etching act, implanting impurities through the oxide
3 layer to form said source and drain regions.

1 18. The method of claim 1 wherein thicker off-set spacers result in smaller
2 overlap between the gate electrode and each of the source and drain regions.

1 19. A method of forming a non-volatile memory cell, comprising:
2 forming a first polysilicon layer over but insulated from a semiconductor body
3 region;
4 forming a second polysilicon layer over but insulated from the first polysilicon
5 layer;

6 forming an off-set spacer along at least one side-wall of the first and second
7 polysilicon layers; and
8 after forming said off-set spacer, forming at least one of source and drain
9 regions in the body region so that the extent of an overlap between the first polysilicon layer
10 and said one of source and drain regions is dependent on a thickness of the off-set spacer.

1 20. The method of claim 19 wherein the first and second polysilicon layers
2 form a polysilicon stack, off-set spacers being formed along side-walls of the polysilicon
3 stack, and source and drain regions being formed after forming the off-set spacers so that the
4 extent of an overlap between the polysilicon stack and each of the source and drain regions is
5 inversely dependent on a thickness of the off-set spacers.

1 21. The method of claim 19 where the non-volatile memory cell is a split
2 gate cell.

1 22. The method of claim 19 wherein the first and second polysilicon layers
2 form a polysilicon stack, the off-set spacers being formed along side-walls of the polysilicon
3 stack, the act of forming at least one of source and drain regions further comprising:
4 performing a DDD implant to form a DDD source region.

1 23. The method of claim 22 further comprising:
2 performing a source/drain (S/D) implant to form a drain region and to form a
3 highly doped region within the DDD source region, the highly doped region being of the
4 same conductivity type as and having a doping concentration greater than the DDD source
5 region, wherein the extent of an overlap between the stack of first and second polysilicon
6 layers and each of the DDD source region, the highly doped region within the DDD source
7 region, and the drain region is inversely dependent on a thickness of the off-set spacers.

1 24. The method of claim 19 further comprising:
2 prior to forming the off-set spacer, performing a DDD implant to form a DDD
3 source region.

1 25. The method of claim 24 wherein the first and second polysilicon layers
2 form a polysilicon stack,
3 the off-set spacer forming act further comprising forming off-set spacers along
4 side-walls of the stack of first and second polysilicon layers, and

the forming at least one of source and drain regions further comprises performing a source/drain (S/D) implant to form a drain region and to form a highly doped region within the DDD source region, the highly doped region being of the same conductivity type as and having a doping concentration greater than the DDD source region, wherein the extent of an overlap between the stack of first and second polysilicon layers and each of the drain region and the highly doped region within the DDD source region is inversely dependent a thickness of the off-set spacers, and a distance between an outer edge of the DDD source region and the highly doped region within the DDD source region is directly dependent on the thickness of the off-set spacers.

26. The method of claim 25 wherein N^- type impurities is used in the DDD implant, and N^+ type impurities is used in the S/D implant.

27. The method of claim 25 wherein P^- type impurities is used in the DDD implant, and P^+ type impurities is used in the S/D implant.

28. The method of claim 19 wherein the off-set spacer is from oxide or oxynitride.

29. The method of claim 19 wherein the first and second polysilicon layers form a polysilicon stack,

said off-set spacer forming act further comprising forming a layer of insulating material over the polysilicon stack including the side-walls of the polysilicon stack, and over the body region, and

said at least one source and drain regions forming act further comprising implanting impurities through the insulating layer to form said source and drain regions.

30. The method of claim 19 wherein the first and second polysilicon layers form a polysilicon stack, the off-set spacer forming act further comprising:

forming a first layer of insulating material over the polysilicon stack and exposed areas of the body region;

forming a second layer of insulating material different from the first layer of insulating material over the first layer of insulating material; and

etching at least the second layer of insulating material to form off-set spacers along the side-walls of the polysilicon stack.

1 31. The method of claim 30 wherein the first layer of insulating material is
2 oxide and the second layer of insulating material is nitride, the etching act further comprising:
3 etching first and second layers of insulating material so that only oxide-nitride
4 off-set spacers remain along the side-walls of the polysilicon stack.

1 32. The method of claim 30 wherein the first layer of insulating material is
2 oxide and the second layer of insulating material is nitride, the etching act further comprising:
3 etching only the nitride layer so that oxide-nitride off-set spacers are formed
4 along the side-walls of the polysilicon stack while the nitride is removed from all other areas.

1 33. The method of claim 32 further comprising:
2 after said nitride layer etching act, implanting impurities through the oxide
3 layer to form said at least one of source and drain regions.

1 34. The method of claim 19 wherein a thicker off-set spacer results in a
2 smaller overlap between the first polysilicon layer and said at least one of source and drain
3 regions.

1 35. A method of forming a non-volatile memory cell and transistors,
2 comprising:
3 forming a first polysilicon layer over but insulated from a semiconductor body
4 region, and a second polysilicon layer over but insulated from the first polysilicon layer, the
5 first and second polysilicon layers forming a polysilicon stack of the memory cell;
6 forming a gate electrode for each of first and second transistors over but
7 insulated from a semiconductor region;
8 forming off-set spacers along side-walls of the polysilicon stack and the gate
9 electrode of the first and second transistors; and
10 after forming said off-set spacers, forming source and drain regions for each of
11 the memory cell and the first and second transistors so that the extent of an overlap between
12 the polysilicon stack and the cell source and drain regions and the extent of an overlap
13 between each of the gate electrodes of the first and second transistors and their corresponding
14 source and drain regions are dependent on a thickness of the off-set spacers.

1 36. The method of claim 35 wherein said source and drain forming act
2 further comprises:

performing a source/drain (S/D) implant to simultaneously form the source and drain regions of each of the memory cell and the first and second transistors.

37. The method of claim 35 wherein the gate electrodes of the first and second transistors are formed simultaneously with the second polysilicon layer.

38. The method of claim 35 further comprising:
performing a DDD implant to form DDD source and DDD drain regions for the first transistor; and
performing a LDD implant to form LDD source and LDD drain regions for the second transistor.

39. The method of claim 38 wherein said LDD implant is performed after said DDD implant, the method further comprising:
after said DDD implant but before said LDD implant, forming main spacers adjacent the off-set spacers of at least the first transistor.

40. The method of claim 39 further comprising:
after said LDD implant, performing a source/drain (S/D) implant to form at least one of:
(a) cell source and cell drain regions, and
(b) highly doped regions within all the DDD and LDD regions,
wherein the highly doped regions within all the DDD and LDD regions are of the same conductivity type as and have a doping concentration greater than the DDD and LDD regions.

41. The method of claim 40 wherein,
the extent of an overlap between the gate electrode of the first transistor and each of the DDD source and DDD drain regions is inversely dependent on a thickness of the off-set spacers,
the extent of an overlap between the gate electrode of the second transistor and each of the LDD source and LDD drain regions is inversely dependent on a combined thickness of the off-set and main spacers or on a thickness of the off-set spacers only,
a distance between an outer edge of each of the DDD source and DDD drain regions and an outer edge of the highly doped region within each of the DDD source and DDD drain regions is directly dependent on a thickness of the main spacers, and

11 the extent of an overlap between the polysilicon stack and the cell source and
12 drain regions is inversely dependent on a combined thickness of the off-set and main spacers
13 or on a thickness of the off-set spacers only.

1 42. The method of claim 40 further comprising:
2 forming a cell DDD source region during said DDD implant so that said S/D
3 implant forms a highly doped region within the cell DDD source region.

1 43. The method of claim 38 further comprising:
2 after both said DDD implant and said LDD implant, forming main spacers
3 adjacent the off-set spacers of at least the first and second transistors.

1 44. The method of claim 43 further comprising:
2 after said main spacers forming act, performing a source/drain (S/D) implant
3 to form at least one of:
4 (a) cell source and cell drain regions, and
5 (b) highly doped regions within all the DDD and LDD regions.
6 wherein the highly doped regions within all the DDD and LDD regions are of
7 the same conductivity type as and have a doping concentration greater than the DDD and
8 LDD regions.

1 45. The method of claim 44 wherein,
2 the extent of an overlap between the gate electrode of the first transistor and
3 each of the DDD source and DDD drain regions, and the extent of an overlap between the
4 gate electrode of the second transistor and each of the LDD source and LDD drain regions is
5 inversely dependent on a thickness of the off-set spacers,
6 a distance between an outer edge of each of the DDD source and DDD drain
7 regions and an outer edge of the highly doped region within each of the DDD source and
8 DDD drain regions is directly dependent on a thickness of the main spacers,
9 a distance between an outer edge of each of the LDD source and LDD drain
10 regions and an outer edge of the highly doped region within each of the LDD source and
11 LDD drain regions is directly dependent on a thickness of the main spacers,
12 and the extent of an overlap between the polysilicon stack and the cell source
13 and drain regions is inversely dependent on a combined thickness of the off-set and main
14 spacers or on a thickness of the off-set spacers only.

1 46. The method of claim 44 further comprising:
2 forming a cell DDD source region during said DDD implant so that said S/D
3 implant forms a highly doped region within the cell DDD source region.

1 47. The method of claim 38 further comprising:
2 performing a cell source/drain (S/D) implant to form the cell source and drain
3 regions; and
4 after said cell S/D implant and said LDD implant and said DDD implant,
5 performing a transistor S/D implant to form highly doped regions within all the DDD and
6 LDD regions.

1 48. The method of claim 47 further comprising:
2 after said cell S/D implant and said LDD implant and said DDD implant but
3 before said transistor S/D implant, forming main spacers adjacent the off-set spacers of at
4 least the first and second transistors,
5 wherein the highly doped regions within all the DDD and LDD regions are of
6 the same conductivity type as and have a doping concentration greater than the DDD and
7 LDD regions.

1 49. The method of claim 48 wherein,
2 the extent of an overlap between the gate electrode of the first transistor and
3 each of the DDD source and DDD drain regions, and the extent of an overlap between the
4 gate electrode of the second transistor and each of the LDD source and LDD drain regions is
5 inversely dependent on a thickness of the off-set spacers,
6 a distance between an outer edge of each of the DDD source and DDD drain
7 regions and an outer edge of the highly doped region within each of the DDD source and
8 DDD drain regions is directly dependent on a thickness of the main spacers,
9 a distance between an outer edge of each of the LDD source and LDD drain
10 regions and an outer edge of the highly doped region within each of the LDD source and
11 LDD drain regions is directly dependent on a thickness of the main spacers,
12 and the extent of an overlap between the polysilicon stack and the cell source
13 and drain regions is inversely dependent on a thickness of the off-set spacers.

1 50. The method of claim 48 further comprising:
2 forming a cell DDD source region during said DDD implant so that said cell
3 S/D implant forms a highly doped region within the cell DDD source region.

1 51. The method of claim 48 wherein N^- type impurities is used in said
2 DDD implant and said LDD implant, and N^+ type impurities is used in said cell S/D implant
3 and said transistor S/D implant.

1 52. The method of claim 48 wherein P^- type impurities is used in said
2 DDD implant and said LDD implant, and P^+ type impurities is used in said cell S/D implant
3 and said transistor S/D implant.

1 53. The method of claim 38 wherein said off-set spacers forming act is
2 performed after said DDD implant but before said LDD implant.

1 54. The method of claim 53 further comprising:
2 after said LDD implant, forming main spacers adjacent the off-set spacers of
3 at least the second transistor.

1 55. The method of claim 54 further comprising:
2 after said main spacers forming act, performing a source/drain (S/D) implant
3 to form at least one of:

4 (a) cell source and cell drain regions, and

5 (b) highly doped regions within all the DDD and LDD regions.

6 wherein the highly doped regions within all the DDD and LDD regions are of
7 the same conductivity type as and have a doping concentration greater than the DDD and
8 LDD regions.

1 56. The method of claim 55 wherein,
2 a distance between an outer edge of each of the DDD source and DDD drain
3 regions and an outer edge of the highly doped region within each of the DDD source and
4 DDD drain regions is directly dependent on a combined thickness of the off-set and main
5 spacers or on a thickness of the off-set spacers only,

6 the extent of an overlap between the gate electrode of the second transistor and
7 each of the LDD source and LDD drain regions is inversely dependent on a thickness of the
8 off-set spacers,

9 a distance between an outer edge of each of the LDD source and LDD drain
10 regions and an outer edge of the highly doped region within each of the LDD source and
11 LDD drain regions is directly dependent on a thickness of the off-set spacers, and

12 the extent of an overlap between the polysilicon stack and the cell source and
13 drain regions is inversely dependent on a combined thickness of the off-set and main spacers
14 or on a thickness of the off-set spacers only.

1 57. The method of claim 55 further comprising:

2 forming a cell DDD source region during said DDD implant so that said S/D
3 implant forms a highly doped region within the cell DDD source region.

4 58. The method of claim 53 further comprising:

5 performing a cell source/drain (S/D) implant to form the cell source and drain
6 regions; and

7 after said cell S/D implant, performing a transistor S/D implant to form highly
8 doped regions within all DDD and LDD regions.

9 59. The method of claim 58 further comprising:

10 after said cell S/D implant but before said transistor S/D implant, forming
11 main spacers adjacent the off-set spacers of at least the second transistor,

12 wherein the highly doped regions within all the DDD and LDD regions are of
13 the same conductivity type as and have a doping concentration greater than the DDD and
14 LDD regions.

1 60. The method of claim 59 wherein,

2 a distance between an outer edge of each of the DDD source and DDD drain
3 regions and an outer edge of the highly doped region within each of the DDD source and
4 DDD drain regions is directly dependent on a combined thickness of the off-set and main
5 spacers or on a thickness of the off-set spacers only,

6 the extent of an overlap between the gate electrode of the second transistor and
7 each of the LDD source and LDD drain regions is inversely dependent on a thickness of the
8 off-set spacers,

9 a distance between an outer edge of each of the LDD source and LDD drain
10 regions and an outer edge of the highly doped region within each of the LDD source and
11 LDD drain regions is directly dependent on a thickness of the off-set spacers, and
12 the extent of an overlap between the polysilicon stack and the cell source and
13 drain regions is inversely dependent on a thickness of the off-set spacers.

1 61. The method of claim 59 further comprising:
2 forming a cell DDD source region during said DDD implant so that said cell
3 S/D implant forms a highly doped region within the cell DDD source region.

1 62. The method of claim 38 wherein said off-set spacer forming act is
2 performed after both said DDD implant and said LDD implant.

1 63. The method of claim 62 further comprising:
2 performing a cell source/drain (S/D) implant to form the cell source and drain
3 regions; and
4 after said cell S/D implant, performing a transistor S/D implant to form highly
5 doped regions within all DDD and LDD regions.

1 64. The method of claim 63 further comprising:
2 after said cell S/D implant but before said transistor S/D implant, forming
3 main spacers adjacent the off-set spacers of at least the second transistor,
4 wherein the highly doped regions within all the DDD and LDD regions are of
5 the same conductivity type as and have a doping concentration greater than the DDD and
6 LDD regions.

1 65. The method of claim 64 wherein,
2 a distance between an outer edge of each of the DDD source and DDD drain
3 regions and an outer edge of the highly doped region within each of the DDD source and
4 DDD drain regions is directly dependent on a combined thickness of the off-set and main
5 spacers or on a thickness of the off-set spacers only,
6 a distance between an outer edge of each of the LDD source and LDD drain
7 regions and an outer edge of the highly doped region within each of the LDD source and
8 LDD drain regions is directly dependent on a combined thickness of the off-set and main
9 spacers or on a thickness of the off-set spacers only, and

10 the extent of an overlap between the polysilicon stack and the cell source and
11 drain regions is inversely dependent on a thickness of the off-set spacers.

1 66. The method of claim 64 further comprising:
2 forming a cell DDD source region during said DDD implant so that said cell
3 S/D implant forms a highly doped region within the cell DDD source region.

1 67. The method of claim 62 further comprising:
2 after said off-set spacers forming act, performing a source/drain (S/D) implant
3 to form at least one of:

4 (a) cell source and cell drain regions, and

5 (b) highly doped regions within all the DDD and LDD regions.

6 wherein the highly doped regions within all the DDD and LDD regions are of
7 the same conductivity type as and have a doping concentration greater than the DDD and
8 LDD regions.

1 68. The method of claim 67 wherein,

2 a distance between an outer edge of each of the DDD source and DDD drain
3 regions and an outer edge of the highly doped region within each of the DDD source and
4 DDD drain regions is directly dependent on a thickness of the off-set spacers,

5 a distance between an outer edge of each of the LDD source and LDD drain
6 regions and an outer edge of the highly doped region within each of the LDD source and
7 LDD drain regions is directly dependent on a thickness of the off-set spacers, and

8 the extent of an overlap between the polysilicon stack and the cell source and
9 drain regions is inversely dependent on a thickness of the off-set spacers.

1 69. The method of claim 67 further comprising:
2 forming a cell DDD source region during said DDD implant so that said cell
3 S/D implant forms a highly doped region within the cell DDD source region.

1 70. The method of claim 35 wherein the off-set spacers are from oxide or
2 oxynitride.

1 71. The method of claim 35 wherein,

2 said off-set spacers forming act further comprises forming a first layer of
3 insulating material over the polysilicon stack including its side-walls, the gate electrodes of
4 the first and second transistors including their side-walls, and over exposed body regions; and
5 said at least one source and drain regions forming act further comprises
6 implanting impurities through the insulating layer to form said source and drain regions for
7 each of the memory cell and the first and second transistors.

1 72. The method of claim 35 wherein said off-set spacer forming act further
2 comprises:

3 forming a first layer of insulating material over the polysilicon stack, the gate
4 electrodes of the first and second transistors, and exposed semiconductor body region;

5 forming a second layer of insulating material different from the first layer of
6 insulating material over the first layer of insulating material; and

7 etching at least the second layer of insulating material to form off-set spacers
8 along the side-walls of the polysilicon stack and the gate electrodes of the first and second
9 transistors.

1 73. The method of claim 72 wherein the first layer of insulating material is
2 oxide and the second layer of insulating material is nitride, the etching act further comprising:

3 etching said first and second layers of insulating material so that only oxide-
4 nitride off-set spacers remain along the side-walls of the polysilicon stack.

1 74. The method of claim 72 wherein the first layer of insulating material is
2 oxide and the second layer of insulating material is nitride, the etching act further comprising:

3 etching only the nitride layer so that oxide-nitride off-set spacers are formed
4 along the side-walls of the polysilicon stack and the gate electrodes of the first and second
5 transistors while the nitride is removed from all other areas.

1 75. The method of claim 74 further comprising:

2 after said nitride layer etching act, implanting impurities through the oxide
3 layer to form said source and drain regions for each of the memory cell and the first and
4 second transistors.

1 76. The method of claim 35 wherein a thicker off-set spacer results in a
2 smaller overlap between the polysilicon stack and the cell source and drain regions, and also
3 results in a smaller overlap between each of the gate electrodes of the first and second
4 transistors and their corresponding source and drain regions.

1 77. A structure comprising:
2 a first transistor comprising:
3 a first gate electrode over but insulated from a semiconductor body
4 region;
5 off-set spacers along side-walls of the first gate electrode; and
6 a source region and a drain region in the body region so that the extent
7 of an overlap between the first gate electrode and each of the source and drain regions
8 is dependent on a thickness of the off-set spacers.

1 78. The structure of claim 77 further comprising:
2 a second transistor comprising:
3 a second gate electrode over but insulated from a semiconductor body
4 region;
5 off-set spacers along side-walls of the second gate electrode;
6 source and drain regions; and
7 main spacers adjacent the off-set spacers of the first and second transistors;
8 wherein each of the source and drain regions of the first transistor comprises a
9 highly doped region within a DDD region, and each of the source and drain regions of the
10 second transistor comprises a highly doped region within a LDD region, the highly doped
11 regions being of the same conductivity type as and having a doping concentration greater
12 than the DDD and LDD regions.

1 79. The structure of claim 78 wherein the extent of an overlap between the
2 first gate electrode and each of the DDD source and DDD drain regions, and the extent of an
3 overlap between the second gate electrode and each of the LDD source and LDD drain
4 regions is inversely dependent on a thickness of the off-set spacers.

1 80. The structure of claim 79 wherein,
2 a distance between an outer edge of each of the DDD source and DDD drain
3 regions and an outer edge of the highly doped region within each of the DDD source and
4 DDD drain regions is directly dependent on a thickness of the main spacers, and
5 a distance between an outer edge of each of the LDD source and LDD drain
6 regions and an outer edge of the highly doped region within each of the LDD source and
7 LDD drain regions is dependent on a thickness of the main spacers.

1 81. The structure of claim 80 wherein the DDD and LDD regions are from
2 N⁻ type impurities, and the highly doped regions within the DDD and LDD regions are from
3 N⁺ type impurities.

1 82. The structure of claim 80 wherein the DDD and LDD regions are from
2 P⁻ type impurities, and the highly doped regions within the DDD and LDD regions are from
3 P⁺ type impurities.

1 83. The structure of claim 78 wherein the extent of an overlap between
2 first gate electrode and each of the DDD source and DDD drain regions is inversely
3 dependent on a thickness of the off-set spacers, and the extent of an overlap between the
4 second gate electrode and each of the LDD source and LDD drain regions is inversely
5 dependent on a combined thickness of the off-set and main spacers or on a thickness of the
6 off-set spacer only.

1 84. The structure of claim 83 wherein a distance between an outer edge of
2 each of the DDD source and DDD drain regions and an outer edge of the highly doped region
3 within each of the DDD source and DDD drain regions is directly dependent on a thickness
4 of the main spacers.

1 85. The structure of claim 77 further comprising:
2 a second transistor comprising:
3 a second gate electrode over but insulated from a semiconductor body
4 region;
5 off-set spacers along side-walls of the second gate electrode;
6 source and drain regions; and
7 main spacers adjacent the off-set spacers of the first and second transistors;

wherein each of the source and drain regions of the first transistor comprises a highly doped region within a LDD region, and each of the source and drain regions of the second transistor comprises a highly doped region within a DDD region, the highly doped regions being of the same conductivity type as and having a doping concentration greater than the DDD and LDD regions.

86. The structure of claim 85 wherein the extent of an overlap between the first gate electrode and each of the LDD source and LDD drain regions is inversely dependent on a thickness of the off-set spacers.

87. The structure of claim 86 wherein,
a distance between an outer edge of each of the DDD source and DDD drain regions and an outer edge of the highly doped region within each of the DDD source and DDD drain regions is directly dependent on combined thickness of the off-set and main spacers or on a thickness of the off-set spacer only, and
a distance between an outer edge of each of the LDD source and LDD drain regions and an outer edge of the highly doped region within each of the LDD source and LDD drain regions is directly dependent on a thickness of the main spacers.

88. The structure of claim 85 wherein the off-set spacers are from oxide, or oxynitride, or a composite layer of oxide-nitride wherein the nitride is the outer layer, or a composite layer of oxide-nitride-oxide wherein the nitride is the middle layer.

89. The structure of claim 85 wherein thicker off-set spacers result in smaller overlap between the first gate electrode and each of the source and drain regions.

90. A non-volatile memory cell comprising:
a first polysilicon layer over but insulated from a semiconductor body region;
a second polysilicon layer over but insulated from the first polysilicon layer;
an off-set spacer along at least one side-wall of the first and second polysilicon layers; and
source and drain regions in the body region, wherein the extent of an overlap between the first polysilicon layer and at least one of said source and drain regions is dependent on a thickness of the off-set spacer.

1 91. The memory cell of claim 90 wherein the first and second polysilicon
2 layers form a polysilicon stack, the memory cell further comprising off-set spacers along side-
3 walls of the polysilicon stack so that the extent of an overlap between the polysilicon stack
4 and each of the source and drain regions is inversely dependent on a thickness of the off-set
5 spacers.

1 92. The memory cell of claim 90 where the non-volatile memory cell is a
2 split gate cell.

1 93. The memory cell of claim 90 wherein the first and second polysilicon
2 layers form a polysilicon stack, the memory cell further comprising off-set spacers along side-
3 walls of the polysilicon stack, said at least one of source and drain regions being a DDD
4 source region, said DDD source region including a highly doped region, the highly doped
5 region being of the same conductivity type as and having a doping concentration greater than
6 the DDD source region.

1 94. The memory cell of claim 93 wherein the extent of an overlap between
2 the polysilicon stack and each of the DDD source region, the highly doped region within the
3 DDD source region, and the drain region is inversely dependent on a thickness of the off-set
4 spacers.

1 95. The memory cell of claim 93 wherein the extent of an overlap between
2 the polysilicon stack and each of the drain region and the region within the DDD source
3 region is inversely dependent on a thickness of the off-set spacers, and a distance between an
4 outer edge of the DDD source region and the highly doped region within the DDD source
5 region is directly dependent on the thickness of the off-set spacers.

1 96. The memory cell of claim 95 wherein the DDD source region is from
2 N⁻ type impurities, and the highly doped region within the DDD source region and the drain
3 region are from N⁺ type impurities.

1 97. The memory cell of claim 95 wherein the DDD source region is from
2 P⁻ type impurities, and the highly doped region within the DDD source region and the drain
3 region are from P⁺ type impurities.

1 98. The memory cell of claim 90 wherein the off-set spacer is from oxide,
2 or oxynitride, or a composite layer of oxide-nitride wherein the nitride is the outer layer, or a
3 composite layer of oxide-nitride-oxide wherein the nitride is the middle layer.

1 99. The memory cell of claim 90 wherein a thicker off-set spacer results in
2 a smaller overlap between the first polysilicon layer and the at least one of source and drain
3 regions.